

STE34NK80Z N-CHANNEL 800V - 0.20Ω - 32A ISOTOP Zener-Protected SuperMESH[™] MOSFET

PRODUCT PREVIEW

Table 1: General Features

ТҮРЕ	V _{DSS}	R _{DS(on)}	ID	Pw
STE34NK80Z	800 V	< 0.24Ω	32 A	600 W

- TYPICAL $R_{DS}(on) = 0.20 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEABILITY

DESCRIPTION

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established strip-based PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOS-FETs including revolutionary MDmesh[™] products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR WELDING EQUIPMENT

Figure 1: Package




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

SALES TYPE	MARKING	PACKAGE	PACKAGING
STE34NK80Z	STE34NK80Z E34NK80Z		TUBE

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	800	V
V _{DGR}	Drain-gate Voltage (R_{GS} = 20 k Ω)	800	V
V _{GS}	Gate- source Voltage	± 30	V
I _D	Drain Current (continuous) at T _C = 25°C	32	A
Ι _D	Drain Current (continuous) at T _C = 100°C	20	A
I _{DM} (•)	Drain Current (pulsed)	128	A
P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$	600	W
	Derating Factor	5	W/°C
V _{ESD(G-S)}	Gate source ESD (HBM-C= 100pF, R=1.5 kΩ)	6	KV
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
V _{ISO}	Insulation Withstand Voltage (AC-RMS) from All Four Terminals to External Heatsink	2500	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-65 to 150	°C

Table 3: Absolute Maximum ratings

(•) Pulse width limited by safe operating area

(1) $I_{SD} \leq 32A$, di/dt $\leq 400 \text{ A/}\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$.

Table 4: Thermal Data

Rthj-case	Thermal Resistance Junction-case Max	0.2	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
ΤI	Maximum Lead Temperature For Soldering Purpose	300	°C

Table 5: Avalanche Characteristics

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	32	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, $I_D = I_{AR}$, $V_{DD} = 35$ V)	TBD	mJ

Table 6: Gate-Source Zener Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate source Breakdown Voltage	I _{gs} = ± 1 mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) Table 7: On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1$ mA, $V_{GS} = 0$	800			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			10 100	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±100	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 11 A		0.2	0.24	Ω

Table 8: Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V, I _D = 11 A		TBD		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		8000 750 190		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	V_{GS} = 0V, V_{DS} = 0V to 720 V		TBD		pF
t _d (on) t _r t _d (off) t _r	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time			TBD TBD TBD TBD		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 720 V, I _D = 32 A, V _{GS} = 10V		390 TBD TBD	546	nC nC nC

Table 9: Source Drain Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				32 128	A A
V _{SD} (1)	Forward On Voltage	$I_{SD} = 32 \text{ A}, V_{GS} = 0$			TBD	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 32 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 100 \text{ V}, \text{ T}_{\text{j}} = 25^{\circ}\text{C}$ (see test circuit, Figure 5)		TBD TBD TBD		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 32 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 100\text{V}, \text{ T}_{j} = 150^{\circ}\text{C}$ (see test circuit, Figure 5)		TBD TBD TBD		ns μC Α

(1) Pulsed: Pulse duration = $300 \ \mu$ s, duty cycle 1.5 %.

(2) Pulse width limited by safe operating area.

(3) Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS

Figure 3: Unclamped Inductive Load Test Circuit




Figure 4: Switching Times Test Circuit For Resistive Load




Figure 5: Test Circuit For Inductive Load Switching and Diode Recovery Times




Figure 6: Unclamped Inductive Wafeform





Figure 7: Gate Charge Test Circuit



					inch	
DIM.	MIN.	mm TYP.	MAX.	MIN.	TYP.	MAX.
А	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
E	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
н	4			0.157		
J	4.1		4.3	0.161		0.169
к	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
Ν	4			0.157		
0	7.8		8.2	0.307		0.322






Table 10: Revision History

Date	Revision	Description of Changes
16-Jul-2004	1	First Release
15-Oct-2004	2	New value inserted in table 3. (V _{ISO})

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America